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Abstract
A new logic-in-memory VLSI architecture based
on multiple-valued oating-gate-MOS pass logic is
proposed to solve communication bottleneck between
memory and logic modules. Multiple-valued stored
data are represented by the threshold voltage of a
oating-gate MOS transistor, so that a single oating-
gate MOS transistor is eectively employed to merge
multiple-valued threshold-literal and pass-switch func-
tions. Since, multiple-valued pass-transistor network
is realized by multiple-valued threshold-literal and pass-
switch functions, it can be designed compactly by using
oating-gate MOS transistors. As an example of typi-
cal logic-in-memory VLSI systems, a fully parallel mag-
nitude comparator is also presented. The performance
of the proposed multiple-valued logic-in-memory VLSI
is about 26 times higher than that of the corresponding
implementation based on a binary content-addressable
memory under a 0.8-m ash EEPROM technology.
Moreover, its eective chip area and power dissipation
are reduced to about 42 and 20 percents, respectively,
in comparison with those of binary implementation.
1. Introduction
Communication bottleneck between memory and
logic modules is one of the most serious problems in re-
cent deep submicron VLSI systems. A logic-in-memory
structure, in which storage functions are distributed
over a logic-circuit plane, is a key technology to solve
the above problem [1]. When a small amount of stor-
age is included in each cell of a logic-in-memory VLSI
array, its VLSI array may be regarded either as a logi-
cally enhanced memory array, or as a logic array whose
elementary gates and connections can be programmed
to realize a desired logical behavior. However, the VLSI
array is more complex to build and has lower storage
density than a normal memory because of the overhead
involved in the storage and logic elements.
On the other hand, a oating-gate MOS transistor
is generally used as a memory cell device of ash EEP-
ROMs [2]. Since a oating-gate MOS transistor can
be utilized not only as a memory element but also as
a switching one, the circuit design using oating-gate
MOS transistors has a potential advantage to realize
high-performance VLSI systems with less communica-
tion bottleneck between storage and logic elements.
However, very few VLSI circuits using such oating-
gate MOSs are designed and implemented as hardware
accelerator in a special-purpose VLSI [3]-[5].
In this paper, a logic-in-memory VLSI based on
oating-gate MOS transistors is proposed to merge
storage and switching functions in a multiple-valued-
input and binary-output combinational logic circuit
which is useful for the realization of parallel arithmetic
and logic circuits. In the proposed logic-in-memory
VLSI, a large number of stored data are distributed in
not only word-parallel but also digit-parallel manners.
As a design example of the logic-in-memory VLSI,
a pass-transistor network based on oating-gate MOS
transistors, called \oating-gate MOS pass-transistor
network," is proposed to design a high-performance
VLSI circuit with 4-valued inputs and binary outputs.
Four basic operations such as AND (serial connection
of pass transistors), OR (parallel connection of pass
transistors), a threshold literal and logic-value conver-
sion are used to represent an arbitrary switching func-
tions. Multiple-valued stored data are represented by
the threshold voltage of a oating-gate MOS transistor
[6], so that both multiple-valued threshold-literal and
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pass-switch functions can be merged by using a single
oating-gate MOS transistor. Consequently, a com-
pact pass-transistor network can be designed by using
oating-gate MOS transistors.
As a typical application of the logic-in-memory
VLSI, fully parallel magnitude comparator is also pro-
posed to compare a 4-valued external input word with
many 4-valued stored words. In 4-valued one-digit
magnitude comparison, two kinds of pass-switch oper-
ations must be performed in parallel by using two dif-
ferent oating-gate MOS transistor. Using the series-
parallel connection of pass-transistors, a oating-gate-
MOS pass-transistor network for n-digit magnitude
comparison can be designed by (2n   1) oating-gate
MOS transistors. Moreover, the use of precharge-
evaluate logic to perform the magnitude comparison
make it possible to reduce the power dissipation as well
as to improve the processing speed with less area over-
head.
Since highly parallel logic operations and storage
functions are merged in the pass-transistor network,
the number of execution steps is greatly reduced in the
magnitude comparison. In fact, the execution speed
of the proposed oating-gate-MOS pass-transistor net-
work for 16-digit magnitude comparison is about 26-
times and 6-times faster than those of both binary-
CAM-based and conventional multiple-valued CAM-
based implementations, respectively [3],[7]. The ad-
vantage of the number of execution steps also makes
it possible to reduce the power dissipation of the pro-
posed logic-in-memory VLSI in comparison with those
of other implementations. Consequently, the power dis-
sipation of the proposed logic-in-memory VLSI is re-
duced to about 21 percent and 24 percent in compar-
ison with those of a binary CAM-based and conven-
tional multiple-valued CAM-based implementations,
respectively.
2. Design concept of a oating-gate-MOS
pass-transistor network
Figure 1 shows a general structure of a combina-
tional logic circuit which has two kinds of R-valued
inputs, S (n-digit external inputs) and B (n-digit in-
ternal (stored constant) inputs), and binary outputs, Z
(m-bit external outputs), where s
j
= f0; 1;    ; R  1g,
b
j
= f0; 1;    ; R   1g (1  j  n) and z
i
= f0; 1g
(1  i  m). In the following description, we discuss
about this type of a combinational logic circuit model.
R-valued inputs Binary outputs
External inputs
Stored constant inputs
First-operand
inputs
Second-operand
inputs
Combinational
  logic circuit
o
utputs
Parallel arithmetic
 and logic circuits
{0,1}z j, {0,1,       ,R-1}s j bj
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Figure 1. Combinational logic-circuit model.
2.1. Basic components in a 4-valued-inputs
binary-output pass-transistor network
Figure 2(a) shows a general structure of a 4-valued-
input binary-output pass-transistor network [8]. Four
kinds of operations, AND, OR, a threshold literal and
logic-value conversion (LVC), are basic building blocks
in the above pass-transistor network where AND and
OR operations are performed by using series and par-
allel connections of pass transistors, respectively.
LVC is an input-value converter in which an R-
valued input value is converted into an arbitrary R-
valued output value. LVC is a one-variable function
which is dened by f =< p
0
; p
1
;    ; p
n 1
> as
f(s) =
8
>
>
<
>
>
:
p
0
if s = 0;
p
1
if s = 1;
.
.
.
.
.
.
p
R 1
if s = R   1
(1)
where p
i
2 f 1; 0;    ; R   2; R   1g. Only a 4-valued
LVC, f =< 3; 2; 1; 0 >, is used in Figure 2(a).
A Threshold literal is a 4-valued-input binary-
output function which is dened as
T (x; y) = T
y
(x) =

1 if x > y;
0 otherwise
(2)
where x 2 f0; 1;    ; R   2; R  1g; y 2 f 1; 0;    ; R  
2; R 1g. In case that a specication is given in Figure
2(b), four threshold literals, T
y1
(x),T
y2
(x),T
y3
(x) and
T
y4
(x) are programmed as shown in Figure 2(c) where
a 4-valued stored input b is xed at a logic value \2". In
this way, an arbitrary combinational logic circuit with
a 4-valued input and a binary output is designed by
programming the threshold literals in Figure 2(a).
2.2. Floating-gate-MOS pass-transistor net-
work
A oating-gate MOS transistor is one of the key
devices to realize a logic-in-memory VLSI circuit, be-
cause it can be used as a multiple-valued logic element
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Table 1. Relationship between logic values and
voltage levels.
Control-gate voltage : Vc 0.00V 1.67V 3.33V 5.00V
Logic value : x 0 1 2 3
Logic value : y
Threshold voltage : Vt 0.83V 2.50V 4.17V 5.83V
0 1 2 3
-0.83V
-1
together with a one-digit multiple-valued storage ele-
ment.
Figure 3(a) shows a pass gate based a single oating-
gate MOS transistor which merges a threshold literal
into a pass-switch operation. The control-gate volt-
age V
c
and the threshold Voltage V
t
in a oating-gate
MOS transistor correspond to an external input x and
a stored input y, respectively, whose relationships are
given in R-valued logic as
V
c
=
V
dd
R   1
 x; (3)
V
t
=
V
dd
R   1
 (y + 0:5) (4)
where V
dd
is a power supply voltage. In 4-valued logic
with V
dd
= 5V , V
c
and V
t
are given by Eqs.(3) and (4),
respectively, as shown in Table 1. Using this oating-
gate-MOS pass transistors, the combinational logic cir-
cuit shown in Figure 2(a) can be simply realized as
shown in Figure 3(b).
3. Application to a 4-valued magnitude
comparator
As a typical application of the multiple-valued logic-
in-memory VLSI, a highly parallel and compact magni-
tude comparator between a 4-valued input word and a
stored word is designed by using the proposed oating-
gate-MOS pass-transistor network.
3.1. Hardware algorithm
Figure 4 shows a block diagram of the proposed mag-
nitude comparator. An 4-valued input word S and the
i-th stored word B
i
(1  i  m) are expressed as
S =
n
X
j=1
4
n j
 s
j
; (5)
B
i
=
n
X
j=1
4
n j
 b
ij
(6)
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Figure 2. Pass-transistor network with 4-valued
inputs and a binary output.
(b) Realization of Figure 2(a)
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Figure 3. Floating-gate-MOS pass-transistor net-
work.
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where s
j
and b
ij
(1  j  n) indicate the j-th digit of
S and B
i
, respectively, and s
j
; b
ij
2 f0; 1; 2; 3g. The
magnitude comparison between S and B
i
is dened as
G =

1 if S < B
i
;
0 otherwise:
(7)
In the magnitude comparison, two threshold operations
for each digit must be performed. These threshold op-
erations are dened as
g
j
=

1 if s
j
< b
ij
;
0 otherwise;
(8)
ge
j
=

1 if s
j
 b
ij
;
0 otherwise:
(9)
Each threshold operation can be represented by using
two LVCs, f
1
and f
2
, and a threshold literal, T (x; y),
as
g
j
= T (f
1
(s
j
); f
1
(b
ij
)); (10)
ge
j
= T (f
1
(s
j
); f
2
(b
ij
)) (11)
where f
1
and f
2
are dened as
f
1
= < 3; 2; 1; 0 >; (12)
f
2
= < 2; 1; 0; 1 > : (13)
For example, let us consider the magnitude compar-
ison between 4-valued 3-digit words, S and B as
S = (s
1
s
2
s
3
) = (320);
B = (b
1
b
2
b
3
) = (321):
When B is greater than S (that is, G=1), then one of
the following three equations:
(a) g
1
= 1;
(b) ge
1
^ g
2
= 1;
(c) ge
1
^ ge
2
^ g
3
= 1:
must be satised. In this example, the above condition
(c) is satised because of (s
1
= b
1
), (s
2
= b
2
) and
(s
3
< b
3
).
In general, the magnitude comparison between n-
digit words can be represented by using threshold op-
erations as
G = g
1
_ (ge
1
^ g
2
) _ (ge
1
^ ge
2
^ g
3
) _   
   _ (ge
1
^ ge
2
^    ^ ge
n 1
^ g
n
): (14)
This equation can be transformed into
G = g
1
_ ge
1
^ (g
2
_ ge
2
^ (  
   (g
n 1
_ ge
n 1
^ g
n
)   )) (15)
where symbols _ and ^ indicate binary logic operators,
OR and AND, respectively.
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Figure 4. Block diagram of the magnitude com-
parator.
3.2. Circuit design
As discussed in Section 2, two kinds of threshold
circuits corresponding to Eqs.(10) and (11) can be de-
signed by a single oating-gate MOS transistor respec-
tively, and two binary logic operators, AND and OR,
can be easily realized by parallel and serial connections
of these oating-gate MOS transistors, respectively. As
a result, a magnitude comparator can be constructed
by the proposed oating-gate-MOS pass-transistor net-
work. In the structure corresponding to Eq.(14), the
number of the oating-gate MOS transistor required is
n(n+1)
2
, while in case of Eq.(15), the number of them is
(2n  1). In this way, a n-digit magnitude comparator
in a digit-parallel fashion can be at most constructed
by using only O(n) transistors.
Figure 5 shows the circuit diagram of a magnitude
comparator between n-digit words. In this circuit,
precharge-evaluate logic is employed to provide low
power dissipation and high speed processing with less
area overhead. When the clock is in a low state, the
precharge transistor(M1) conducts and the match line
is precharged to V
m
. When the clock signal goes to a
high state, the evaluate transistor(M2) discharges the
match line depending on the relationship between S
and B
i
. That is, the match line is discharged if B
i
is
greater than S. Otherwise, the path to discharge is
broken and the match line still remains a high state.
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Figure 5. n-digit magnitude comparator.
Figure 6 shows circuit diagrams for erase and write
operations in the magnitude comparator. In the erase
operation, an adequate voltage V
pp
is applied to the p-
well, so that electrons on oating gates are removed to
the p-well via Fowler-Nordheim tunneling. The thresh-
old voltage of every oating-gate MOS transistor be-
comes -0.83v which indicates a logic value \-1". In the
write operation, an adequate voltage V
pp
is applied to
the control gate of a selected transistor, so that elec-
trons are injected into a oating gate of a selected tran-
sistor. The multilevel threshold voltage V
t
of a selected
transistor can be programmed by the number of pulses
with V
pp
. To preserve the threshold voltage of transis-
tors which control gate is connected with the control
gate of a selected transistor, an intermediate voltage
V
hs
is applied to match lines corresponding to those
transistors.
Figure 7 shows the layout of a basic structure based
on a 0.8-m EEPROMdouble-metal double-polysilicon
technology. Although complex connection of transis-
tors is used in the circuit design, an overhead of inter-
connection area is negligible using a double-metal layer.
The proposed 1Mb 4-valued magnitude comparator oc-
cupies 5x10mm
2
as shown in Figure 8.
4. Evaluation
To evaluate the performance of the proposed
multiple-valued logic-in-memory VLSI, we compare
the proposed 4-valued magnitude comparator with
p-well
0v
0v
0v
0v
Vpp
p-well
Vpp
Vhs
(a) Erase operation (b) Write operation
Vhs
Vhs
Vhs
0v
Select
0v
Vhs
Vhs
0v
0v
Floating
Floating
Floating
Floating
Match line
Match line
Match line
Match line
Figure 6. Erase and write operations.
AB C D
(Match line)
Floating-gate MOS transistor
2nd Al
1st Al
1st poly
2nd poly
(a) Layout
(b) Circuit
A B C D
Match line
Floating-gate
MOS transistor
Figure 7. Basic structure of the magnitude com-
parator.
10mm
5m
m
16,384 words
16,384 words
Figure 8. 1Mb 4-valued magnitude comparator.
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Table 2. Comparison of magnitude comparators
(32bit 256words).
Binary
CAM
4-valued implementation
CAM Proposed
No.  of
Execution steps 32 16 1
Processing time
         /step
Execution time
20nsec
320nsec
40nsec
1280nsec
50nsec
50nsec
2mm 2mm 2mmArea / 2-bit 132 21
Power dissipation
         /word
56
0.86mW 0.75mW 0.18mW
(PSPICE simulation based on a 0.8-  m EEPROM technology)m
those using typical binary CAM[7] and using 4-valued
CAM[3], respectively.
Table 2 summarizes comparison of these magnitude
comparators under a 0.8-m EEPROM technology.
In the proposed magnitude comparator, a magnitude
comparison is executed in a digit-parallel fashion. That
is, the number of its execution steps becomes only one
independent of its word length. Using a digit-parallel
comparison scheme together with a new circuit technol-
ogy, the proposed magnitude comparator is superior to
any other implementations based on CAMs in terms
of the execution time and the power dissipation. In
fact, the execution speed of the proposed magnitude
comparator is about 26-times and 6-times faster than
those of a binary CAM based and of a 4-valued CAM
based implementation respectively. Its power dissipa-
tion is also reduced to about 21% and 42% in compar-
ison with those of a binary CAM based and a 4-valued
CAM based implementations, respectively.
5. Conclusion
A new pass-transistor network using oating-gate
MOS transistors has been proposed to design a high-
performance combinational logic circuit with 4-valued
inputs and binary outputs. The design method of
such a multiple-valued pass-transistor network is easily
utilized in a 4-valued magnitude comparator which is
much superior to several CAM-based implementations
in terms of speed, area and power dissipation.
The design concept to merge storage and switch-
ing functions and to use oating-gate MOS transis-
tors as a key device makes it possible to realize such a
high-performance logic-in-memory VLSI circuit. The
proposed oating-gate MOS pass-transistor network is
suitable for not only a magnitude-comparator design,
but also other combinational logic-circuit design with
multiple-valued external and stored inputs and binary
output.
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